SAN JOSE, CA -- (Marketwire) -- 08/29/11 -- Cadence Design Systems, Inc. (NASDAQ: CDNS), a leader in global electronic design innovation, today announced that it has teamed with GLOBALFOUNDRIES to dramatically reduce the turnaround time for design-for-manufacturing (DFM) signoff at 28 nanometers. The companies' advanced technologies enable customers to find and fix potential lithography hotspot problems that could reduce yield or even threaten viability of complex chip designs headed for manufacturing. Using the proven Cadence "in-design" DFM technology to support the GLOBALFOUNDRIES DRC+ methodology, Rambus cited a 60 times speedup of DFM signoff.
"Cadence has been a pioneer in pattern-matching technology, and our long-time development partner for the GLOBALFOUNDRIES DRC+ flow," said Luigi Capodieci, fellow and director of DFM at GLOBALFOUNDRIES. "GLOBALFOUNDRIES offers the industry's first silicon-validated libraries of yield-critical patterns -- layout patterns that are known to fail on silicon -- for technologies at 32 nanometers, 28 nanometers and below. We rely on Cadence pattern classification technology to classify yield detractors into pattern families based on pattern similarity, including inexact patterns, to maximize the efficiency of DRC+. The innovative DRC+ verification flow, with the full-power of the industry leading Cadence Pattern Search and Matching Analysis, has been successfully used on several 32- and 28-nanometer production IC designs."
Many of the world's leading technology companies, including Rambus, have successfully applied the in-design DRC+ flow using the silicon-validated 28-nanometer pattern library from GLOBALFOUNDRIES. The core of the DRC+ flow is the two-dimensional shape-based pattern matching, which offers significant speed improvements in error detection and fixing.
The Cadence Pattern Search and Matching Analysis are embedded in Cadence Litho Physical Analyzer, Cadence Physical Verification System and the unified Cadence Virtuoso® custom/analog and Encounter® Digital Implementation System solutions. This offers designers the flexibility to leverage the in-design pattern matching and automatic fixing available in Encounter and Virtuoso, which correlates 100 percent with the signoff flow and has successfully been used on advanced node production chips.
"This was the first time we used the in-design approach to DFM, and the results were impressive," said Keith Windmiller, senior director of Design Technology at Rambus. "Our IP is at the forefront of advanced node design, so we enthusiastically embrace technology that reduces risk, reduces time-to-tapeout, and promotes silicon yield and predictability. Deployed with the GLOBALFOUNDRIES 28-nanometer DFM process, the Cadence in-design DRC+ solutions delivered up to 60 times faster DFM signoff than traditional methods, and essentially eliminated any significant issues at signoff. Based on those results, this is an approach we will continue to use in our advanced node designs."
"The Cadence in-design technology reflects our approach to Silicon Realization by moving traditional DFM steps into digital and custom implementation," said Wilbur Luo, group director, product marketing, Silicon Realization Group at Cadence. "This enables engineers to tackle potential manufacturing issues earlier in the chip development process -- before these issues become serious, costly problems at the manufacturing stage."
Cadence will be speaking about its unified Encounter digital flow, its unified Virtuoso AMS/custom flow, and DFM collaboration at 4:30 p.m. Aug. 30 at the Global Technology Conference in the Santa Clara Convention Center.
Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.
Cadence, Encounter, Virtuoso and the Cadence logo are registered trademarks of Cadence Design Systems, Inc. in the United States and other countries. All other trademarks are the property of their respective owners.
Add to Digg Bookmark with del.icio.us Add to Newsvine
For more information, please contact:
Cadence Design Systems, Inc.
07/24/2014 Investors are still looking for differentiated technologies that solve high-value problems in semiconductor manufacturing, or that bring semiconductor technology to disruptive applications in other fields, particularly in the medical and environmental sectors
07/23/2014 Peregrine Semiconductor Corporation, founder of RF SOI (silicon on insulator) and pioneer of advanced RF solutions, and RF Micro Devices, Inc. (Nasdaq:RFMD), a designer and manufacturer of high-performance radio frequency solutions, today announced that they have settled all outstanding claims between the companies.
07/23/2014 Micron Technology, Inc. and TechInsights today announced that Micron has been honored with both the Most Innovative Memory Device and Semiconductor of the Year awards for their 16nm NAND Flash memory technology in TechInsights' 11th Annual Insight Awards.
07/23/2014 Interest in magnetic random access memory (MRAM) is escalating, thanks to demand for fast, low-cost, nonvolatile, low-consumption, secure memory devices. MRAM, which relies on manipulating the magnetization of materials for data storage rather than electronic charges, boasts all of these advantages as an emerging technology, but so far it hasn't been able to match flash memory in terms of storage density.
07/23/2014 Graphene, a material that consists of a lattice of carbon atoms, one atom thick, is widely touted as being the most electrically conductive material ever studied. However, not all graphene is the same. With so few atoms comprising the entirety of the material, the arrangement of each one has an impact on its overall function.
07/23/2014 A Berkeley Lab-Intel collaboration outlines the chemistry of photoresist, enabling smaller features for future generations of microprocessors.
07/23/2014 OMRON and Holst Centre/imec have unveiled a prototype of an extremely compact vibrational energy harvesting DC power supply with worlds’ highest efficiency.
07/22/2014 SEMI today announced the launch of the association's first-ever event in Latin America.
07/22/2014 North America-based manufacturers of semiconductor equipment posted $1.47 billion in orders worldwide in June 2014 (three-month average basis) and a book-to-bill ratio of 1.09, according to the June EMDS Book-to-Bill Report published today by SEMI.
07/22/2014 This is the first in a series of 10 installments which will discuss fundamental truths about process control - inspection and metrology - for the semiconductor industry.
07/22/2014 Dongbu HiTek today announced the immediate availability of a Low Voltage BCDMOS Process (BD130LV) at the 0.13-micron node that is ideally suited for implementing the main Power Management IC (PMIC) for smart phones and tablet computers.
07/22/2014 Allegro MicroSystems, LLC announces the release of the next generation series of silicon carbide Schottky barrier diodes.
07/22/2014 Solid State Equipment LLC (SSEC), a provider of single-wafer wet processing systems for advanced packaging (including 2.5D and 3D ICs), MEMS, and compound semiconductor markets, was awarded a 2014 3D InCites Award in the category of 2.5D/3D Manufacturing Equipment.
07/21/2014 Hughes Metras, Leti’s VP of Strategic Partnerships North America, introduced the lead talk at their SemiconWest 2014 Leti Day about monolithic 3D technology as the "solution for scaling."
This paper explains the basic history, processes, and applications of the ultimate conformal coating, parylene. Parylene has historically been used to protect printed circuit boards, LEDS, and medical devices from rugged environments and the human body, but now the pin-hole free coating is being used increasingly by the leaders in the MEMS market. With no known chemical that can harm the film, it is a perfect application for fuel tanks, water meters, or any product that must function in a hazardous environment.
May 22, 2014Sponsored by Diamond-MT
Modern electronics have become part of our daily lives and the sophisticated electronic circuitry at the heart of these devices and systems must be reliable. Conformal coatings act as a barrier between the electronics and the environment, protecting the areas they cover while strengthening delicate components and traces. Find out more about how conformal coatings enhance the reliability and longevity of electronic printed circuit boards.April 24, 2014Sponsored by Master Bond, Inc.,
Learn more about RCD as the next step in diagnosis solution enhancement. Where layout-aware diagnosis points to a segment, earn more about RCD as the next step in diagnosis solution enhancement. Where layout-aware diagnosis points to a segment, RCD can isolate a particular root cause in that segment. RCD, a statistical enhancement technology in Tessent Diagnosis and YieldInsight products, is the next step in diagnosis resolution enhancement. It works by analyzing multiple layout diagnosis reports together to identify the underlying defect distribution that is more likely to explain this set of diagnosis results. RCD does not require any additional data beyond what is required for layout-aware diagnosis. This means that RCD fits well into existing diagnosis flows. April 24, 2014Sponsored by Mentor Graphics
July 2014 (date and time TBD) Wet processing including wafer cleaning, is one of the most common yet most critical processing step, since it can have a huge impact on the success of the subsequent process step. Not only does it involve the removal of organic and metal contaminants, but it must leave the surface in a desired state (hydrophilic or hydrophobic, for example), with minimal roughness and minimal surface loss – all on a growing list of different types of materials. In this webcast, experts will identify industry challenges and possible solutions.
July 2014 (date and time TBD) The switch to 450mm will likely be the largest, most expensive retooling the semiconductor industry has ever experienced. Will you be ready? 450mm fabs, which will give an unbeatable competitive advantage to the largest semiconductor manufacturers, are likely to cost $10 billion and come on-line in 2017, with production ramp in 2018. Unprecedented technical challenges still need to be overcome, but work is well underway. This webcast will provide an update on the current status of activities, key milestones and schedules, and the status of 450mm research on processes and devices.
August 2014 (date and time TBD) Continued scaling and more complex device structures, including FinFETs and 3D stacking, are creating new challenges in metrology and inspection. Smaller defects must be detected and analyzed on an increasingly diverse set of materials. Chip makers are looking for better wafer edge inspection techniques, higher resolution metrology tools, 450mm-capability and new compositional analysis solutions.