Recent Quotes View Full List My Watchlist Create Watchlist Indicators DJI Nasdaq Composite SPX Gold Crude Oil EL&P Market Index Markets Stocks ETFs Tools Overview News Currencies International Treasuries Astera Labs Welcomes Release of CXL™ 3.0 Specification By: Astera Labs via Business Wire August 03, 2022 at 19:00 PM EDT Fabric-based Switching and Higher Bandwidth Unlocks New Topologies for Disaggregation at the Rack Level Astera Labs, a pioneer in purpose-built connectivity solutions for intelligent systems, welcomes the release of The Compute Express Link™ (CXL™) 3.0 specification announced by the CXL Consortium at Flash Memory Summit (FMS). The CXL Consortium is an industry standards body dedicated to advancing CXL technology offering high-bandwidth, low-latency connectivity between host processors and devices such as accelerators, memory buffers, and smart I/O devices. “As a leader in system-aware connectivity solutions for composable, disaggregated, and scalable data center infrastructure, we are excited to support this new version of the CXL standard with its expanded capabilities,” said Sanjay Charagulla, Vice President and General Manager, Astera Labs. “We are eager to continue our contributions to the specification and look forward to introducing new purpose-built connectivity solutions based on CXL 3.0.” Cloud data centers require large-scale heterogenous composable architectures to optimize performance and cost. As a result, industry adoption of the CXL 2.0 standard has grown rapidly as it enabled heterogeneous architecture and addressed memory bottlenecks for Artificial Intelligence (AI), Machine Learning (ML), and general-purpose compute applications. The new CXL 3.0 specification builds on previous specifications, doubling the bandwidth, introducing fabric capabilities, improving memory pooling and sharing, enhancing coherency, and expanding the scale of heterogenous composable architectures. Astera Labs continues to leverage the CXL specification and deliver innovative data center infrastructure solutions. Astera Labs’ Aries PCIe® 5.0/CXL Retimers were the industry’s first-to-market solution to address data connectivity bottlenecks and enable the adoption of CXL. Last year, Astera Labs announced its Leo CXL Memory Connectivity SoC Platform, the industry’s first CXL solution for memory expansion and pooling to address memory bottlenecks. Resources: CXL Consortium releases Compute Express Link 3.0 specification to expand fabric capabilities and management (Press Release) Compute Express Link 3.0 (White Paper) Aries Smart Retimer for PCIe 5.0 and CXL Leo CXL Memory Accelerators About Astera Labs Astera Labs Inc., headquartered in the heart of California’s Silicon Valley, is a leader in purpose-built connectivity solutions for data-centric systems throughout the data center. The company’s product portfolio includes system-aware semiconductor integrated circuits, boards, and services to enable robust CXL, PCIe, and Ethernet connectivity. For more information about Astera Labs including open positions, visit www.AsteraLabs.com. Compute Express Link™ and CXL™ are trademarks of the CXL™ Consortium. PCIe® is a registered trademarks of PCI-SIG. View source version on businesswire.com: https://www.businesswire.com/news/home/20220803006031/en/Contacts Joe Balich astera@nereus-worldwide.com Data & News supplied by www.cloudquote.io Stock quotes supplied by Barchart Quotes delayed at least 20 minutes. By accessing this page, you agree to the following Privacy Policy and Terms and Conditions.
Astera Labs Welcomes Release of CXL™ 3.0 Specification By: Astera Labs via Business Wire August 03, 2022 at 19:00 PM EDT Fabric-based Switching and Higher Bandwidth Unlocks New Topologies for Disaggregation at the Rack Level Astera Labs, a pioneer in purpose-built connectivity solutions for intelligent systems, welcomes the release of The Compute Express Link™ (CXL™) 3.0 specification announced by the CXL Consortium at Flash Memory Summit (FMS). The CXL Consortium is an industry standards body dedicated to advancing CXL technology offering high-bandwidth, low-latency connectivity between host processors and devices such as accelerators, memory buffers, and smart I/O devices. “As a leader in system-aware connectivity solutions for composable, disaggregated, and scalable data center infrastructure, we are excited to support this new version of the CXL standard with its expanded capabilities,” said Sanjay Charagulla, Vice President and General Manager, Astera Labs. “We are eager to continue our contributions to the specification and look forward to introducing new purpose-built connectivity solutions based on CXL 3.0.” Cloud data centers require large-scale heterogenous composable architectures to optimize performance and cost. As a result, industry adoption of the CXL 2.0 standard has grown rapidly as it enabled heterogeneous architecture and addressed memory bottlenecks for Artificial Intelligence (AI), Machine Learning (ML), and general-purpose compute applications. The new CXL 3.0 specification builds on previous specifications, doubling the bandwidth, introducing fabric capabilities, improving memory pooling and sharing, enhancing coherency, and expanding the scale of heterogenous composable architectures. Astera Labs continues to leverage the CXL specification and deliver innovative data center infrastructure solutions. Astera Labs’ Aries PCIe® 5.0/CXL Retimers were the industry’s first-to-market solution to address data connectivity bottlenecks and enable the adoption of CXL. Last year, Astera Labs announced its Leo CXL Memory Connectivity SoC Platform, the industry’s first CXL solution for memory expansion and pooling to address memory bottlenecks. Resources: CXL Consortium releases Compute Express Link 3.0 specification to expand fabric capabilities and management (Press Release) Compute Express Link 3.0 (White Paper) Aries Smart Retimer for PCIe 5.0 and CXL Leo CXL Memory Accelerators About Astera Labs Astera Labs Inc., headquartered in the heart of California’s Silicon Valley, is a leader in purpose-built connectivity solutions for data-centric systems throughout the data center. The company’s product portfolio includes system-aware semiconductor integrated circuits, boards, and services to enable robust CXL, PCIe, and Ethernet connectivity. For more information about Astera Labs including open positions, visit www.AsteraLabs.com. Compute Express Link™ and CXL™ are trademarks of the CXL™ Consortium. PCIe® is a registered trademarks of PCI-SIG. View source version on businesswire.com: https://www.businesswire.com/news/home/20220803006031/en/Contacts Joe Balich astera@nereus-worldwide.com
Fabric-based Switching and Higher Bandwidth Unlocks New Topologies for Disaggregation at the Rack Level
Astera Labs, a pioneer in purpose-built connectivity solutions for intelligent systems, welcomes the release of The Compute Express Link™ (CXL™) 3.0 specification announced by the CXL Consortium at Flash Memory Summit (FMS). The CXL Consortium is an industry standards body dedicated to advancing CXL technology offering high-bandwidth, low-latency connectivity between host processors and devices such as accelerators, memory buffers, and smart I/O devices. “As a leader in system-aware connectivity solutions for composable, disaggregated, and scalable data center infrastructure, we are excited to support this new version of the CXL standard with its expanded capabilities,” said Sanjay Charagulla, Vice President and General Manager, Astera Labs. “We are eager to continue our contributions to the specification and look forward to introducing new purpose-built connectivity solutions based on CXL 3.0.” Cloud data centers require large-scale heterogenous composable architectures to optimize performance and cost. As a result, industry adoption of the CXL 2.0 standard has grown rapidly as it enabled heterogeneous architecture and addressed memory bottlenecks for Artificial Intelligence (AI), Machine Learning (ML), and general-purpose compute applications. The new CXL 3.0 specification builds on previous specifications, doubling the bandwidth, introducing fabric capabilities, improving memory pooling and sharing, enhancing coherency, and expanding the scale of heterogenous composable architectures. Astera Labs continues to leverage the CXL specification and deliver innovative data center infrastructure solutions. Astera Labs’ Aries PCIe® 5.0/CXL Retimers were the industry’s first-to-market solution to address data connectivity bottlenecks and enable the adoption of CXL. Last year, Astera Labs announced its Leo CXL Memory Connectivity SoC Platform, the industry’s first CXL solution for memory expansion and pooling to address memory bottlenecks. Resources: CXL Consortium releases Compute Express Link 3.0 specification to expand fabric capabilities and management (Press Release) Compute Express Link 3.0 (White Paper) Aries Smart Retimer for PCIe 5.0 and CXL Leo CXL Memory Accelerators About Astera Labs Astera Labs Inc., headquartered in the heart of California’s Silicon Valley, is a leader in purpose-built connectivity solutions for data-centric systems throughout the data center. The company’s product portfolio includes system-aware semiconductor integrated circuits, boards, and services to enable robust CXL, PCIe, and Ethernet connectivity. For more information about Astera Labs including open positions, visit www.AsteraLabs.com. Compute Express Link™ and CXL™ are trademarks of the CXL™ Consortium. PCIe® is a registered trademarks of PCI-SIG. View source version on businesswire.com: https://www.businesswire.com/news/home/20220803006031/en/
