Cadence Tensilica Xtensa Processors Address Most Stringent Automotive Functional Safety Requirements with Full ISO 26262 Compliance to ASIL-D

Tensilica Xtensa processor IP with FlexLock capability independently certified for functional safety to ASIL-D and ready for use in the most safety-critical automotive applications

Cadence Design Systems, Inc. (Nasdaq: CDNS) today announced that SGS-TÜV Saar has independently certified that Cadence^® Tensilica^® Xtensa^® processors with FlexLock capability meet the ISO 26262:2018 standard to ASIL-D, the highest level possible under the Automotive Safety Integrity Level rating. The functional safety certification spans from base microcontroller to high-performance DSP, each with a configuration option for FlexLock to provide increased random fault protection and developed following a robust safety process to protect against systematic faults. Tensilica Xtensa processors with FlexLock are well suited for the automotive market and tailored for AI, vision, radar, lidar, audio, vehicle-to-everything (V2X), and control applications.

“Cadence Tensilica FlexLock processors optimized for automotive applications are among the first in the industry to achieve full compliance with ASIL-D functional safety standards,” said Wolfgang Ruf, head of functional safety for semiconductors at SGS-TÜV Saar. “Certification to our comprehensive assessment in accordance with the ISO 26262:2018 standard for ASIL-D systematic and random fault avoidance is a testament to the high functional safety quality of Cadence’s IP. SoC designers are assured that their designs using functional safety-certified Tensilica processor IP can achieve compliance with the automotive industry’s stringent safety-critical requirements.”

Key to ASIL-D compliance is the new FlexLock capability, which adds lockstep support to the flexible and extensible Xtensa processor architecture. Lockstep is a proven method for increasing safety in software execution by providing redundancy of the core logic at the hardware level. Not only does it provide the support needed to achieve ASIL-D certification, but FlexLock also gives design teams the ability to accommodate two cores running independently in ASIL-B solutions. In addition, the FlexLock solution allows the option of running local memories and caches of two cores in lockstep, achieving even greater levels of protection against memory faults.

“Innovation in functional safety features will continue to be critical in meeting the emerging trends and requirements of the automotive industry,” said Robert Dunnigan, ADAS MCU program manager at NXP. “We are pleased that Cadence is adding important functional safety mechanisms such as its FlexLock dual-core lockstep capability to its Tensilica IP product line.”

“Current trends in the automotive industry demand higher levels of functional safety,” said Hongquan Liu, senior marketing director at Calterah. “With the addition of the FlexLock dual-core lockstep capability, Cadence is demonstrating its commitment to meeting the needs of its customers with the most critical functional safety requirements.”

“Higher levels of autonomy require more intelligent computing at the edge in automotive applications, which is driving the need for higher levels of functional safety,” said Larry Przywara, senior group director, Tensilica marketing at Cadence. “With the introduction of FlexLock capability, users of Tensilica controllers and DSPs can achieve the highest level of certification, ASIL-D, and the protection it brings against random hardware faults. Designers choosing Tensilica IP to accelerate their ADAS, radar, lidar, V2X and vision processing can do so with the confidence that they can meet their customers’ functional safety requirements.”

As with other Xtensa processors, the ASIL-D certified cores can be customized using the Tensilica Instruction Extension (TIE) language. This allows the IP to be optimized for the specific application, combining the right level of performance with the highest levels of safety. Available today, the Tensilica Xtensa processors with FlexLock capability enable SoC design excellence in support of Cadence’s Intelligent System Design^™ strategy. For more information, please visit www.cadence.com/go/tensilicaflexlock.

About Cadence

Cadence is a pivotal leader in electronic design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn design concepts into reality. Cadence customers are the world’s most innovative companies, delivering extraordinary electronic products from chips to boards to systems for the most dynamic market applications, including consumer, hyperscale computing, 5G communications, automotive, mobile, aerospace, industrial and healthcare. For seven years in a row, Fortune magazine has named Cadence one of the 100 Best Companies to Work For. Learn more at cadence.com.

© 2021 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo and the other Cadence marks found at www.cadence.com/go/trademarks are trademarks or registered trademarks of Cadence Design Systems, Inc. All other trademarks are the property of their respective holders.

View source version on businesswire.com: https://www.businesswire.com/news/home/20210728005278/en/